It has recently been shown that the n-dimensional reduced adder graph (RAG-n) technique is beneficial for many DSP applications such as for FIR and IIR filters, where multipliers can be grouped in multiplier blocks. This paper highlights the importance of DFT and FFT as DSP objects and also explores how the RAG-n technique can be applied to these algorithms. This RAG-n DFT will be shown to be of low complexity and possess an attractively regular VLSI data flow when implemented with the Rader DFT algorithm or the Bluestein chirp-z algorithm. ASIC synthesis data are provided and demonstrate the low complexity and high speed of the design when compared to other alternatives.
INTRODUCTION
The discrete Fourier transform (DFT) and its fast implementation, the fast Fourier transform (FFT), have both played a central role in digital signal processing. DFT and FFT algorithms have been invented (and reinvented) in many variations. As Heideman et al. [1] have pointed out, we know that Gauss used an FFT-type algorithm we now call the CooleyTukey FFT.
We will follow the terminology introduced by Burrus [2] , who classified FFT algorithms according to the (multidimensional) index maps of their input and output sequences. We will therefore call all algorithms which do not use a multidimensional index map DFT algorithms, although some of them, such as the Winograd DFT algorithms, enjoy an essentially reduced computational effort.
In a recent EURASIP paper by Macleod [3] , the adder costs were discussed of rotators used to implement the complex multiplier in fully pipelined FFTs for 13 different methods, ranging from the direct method and 3-multiplier methods to the matrix CSE method and CORDIC-based designs. It was determined that not a single structure gave the best results for all twiddle factor values. On average the CORDICbased method gave the best results for single multiplier costs. In this paper, we restrict our design to the two most popular methods (4 × 2+ and 3 × 5+) used in FFT cores [4, 5] by FPGA vendors.
The literature provides many FFT design examples. We found implementations with programmable signal processors and ASICs [6] [7] [8] [9] [10] . FFTs have also been developed using FPGAs for 1D [11, 12] and 2D transforms [13, 14] . This paper deals with the implementation of two alternatives of fast DFTs via a transformation into an FIR filter. The methods are called a Rader DFT algorithm and a Bluestein chirp-z transform. We will present latency data (measured in clock cycles) when the FFT-block is used in a microprocessor coprocessor configuration. The design data are compared with direct matrix multiplier DFT methods and radix-2 and radix-4 type Cooley-Tukey based FFTs as used by FPGA vendors [5] . The provided area data are measured in equivalent gates as typical for cell-based ASIC designs.
CONSTANT COEFFICIENT MULTIPLICATIONS
DSP algorithms are MAC intensive. Essential savings are possible if the multiplications are constant and not variable. Statistically, half the digits will be zero in the two's complement coding of a number. As a result, if a constant coefficient is realized with an array multiplier, 1 on average 50% of the partial products will also be zero. In the case of a canonic signed [4] , X [6] , X [2] , X [3] , X [1] Figure 1: Length p = 7 Rader prime factor DFT implementation.
digit (CSD) system, that is, digits with the ternary values {0, 1, −1} = {0, 1, 1}, and no two adjacent nonzero digits, the density of the nonzero elements becomes 33%. However, sometimes it can be more efficient to first factor the coefficient into several factors, thus realizing the individual factors in an optimal CSD sense [15] [16] [17] [18] . This multiplier adder graph (MAG) representation reduces, on average, the implementation effort to 25% when compared to the number of product terms used in an array multiplier [3, 19] . In many DSP algorithms, we can achieve additional cost reduction if we combine several multipliers within a multiplier block. The transposed FIR filter shown in Figure 1 is a typical example for a multiplier block. It has been noted by Bull and Horrocks [15, 16] that such a multiplier block can be implemented very efficiently. Later, Dempster and Macleod [20] introduced a systematic algorithm, which produces an n-dimensional reduced adder graph (RAG-n) of a block multiplier. In general, however, finding the optimal RAG-n is an NP-hard problem. RAG-n determines when the design is optimal; for the suboptimal case, heuristics are used. The full 10-step RAG-n algorithms can be found in [20] .
Another alternative to implementing multiple constant multiplication is to use the subexpression technique first introduced by Hartley [21] . Here, common patterns in the CSD coding are identified and successively combined. For random coefficients, minor improvements were observed compared with RAG-n. For multiplier blocks with redundancy, RAG-n generally offered the best performance [23] .
FIR FILTER STRUCTURES USED TO COMPUTE THE DFT
FIR filters are widely studied DSP structures. Their behavior in terms of quantization error, BIBO stability, and the ability to build fast-pipelined structures make FIR filters very attractive. Two algorithms have been used to compute the DFT via the FIR structure. These two are the Rader algorithm, which requires an I/O data permutation and a cyclic convolution, and the Bluestein chirp-z algorithm, which uses a complex I/O multiplication and a linear FIR filter. These two algorithms are briefly reviewed below. Details can be found in the DSP textbooks [24, 25] , as well as in a wide variety of FFT books [26] [27] [28] [29] [30] .
The DFT is defined as follows:
The Rader algorithm [31, 32] used to compute the DFT is defined only for prime length N. Because N = p is a prime, we know that there is a primitive element, a generator g, that generates all elements of n and k in the field Z p , excluding zero. We substitute n with g n mod N and k through g k mod N and get the following index transform:
for k ∈ {1, 2, 3, . . . , N − 1}. We notice that the right-hand side of (2) is a cyclic convolution, that is,
The DC component must be computed separately as Figure 1 shows the Rader algorithm for N = 7 using the multiplier block technique. The second algorithm that transforms a DFT into an FIR filter is the Bluestein chirp-z transform (CZT) algorithm. Here the DFT exponent nk is a quadratic expanded to
The DFT therefore becomes
The computation of the DFT is therefore done in three steps:
Uwe Meyer-Bäse et al. N . This algorithm is graphically interpreted in Figure 2 .
For a complete transform, we need a length N linear convolution and 2N complex multiplications. The advantage, compared with the Rader algorithms, is that there is no restriction to primes in the transform length N. CZT can be defined for every length.
RAG-n implementation of DFTs
Because the Rader algorithm is restricted to prime lengths, there is less redundancy in the coefficients compared with the Bluestein chirp-z DFT algorithms, which can be defined for any length. Table 1 shows, for the primes next to length 2 n , the implementation effort of the circular filter in transposed form. The numbers of adders required to implement the 12-bit filter coefficients are shown for CSD, MAG [17] , and RAG-n [20] .
The first row in Table 1 shows the cyclic convolution length N, which is also next to the number of complex coefficients C N = N − 1, shown in row 2. Row 3 shows the number R N of different real sin/cos coefficient multiplier that must be implemented. Comparing row 3 and the worst case with 2(N −1) real sin/cos coefficients, we see that redundancy and trivial coefficients reduce the number of nontrivial coefficients by a factor of 2. The last three rows show the costs (i.e., the number of adders) for a 12-bit multiplier precision implementation using CSD, MAG, or RAG-n algorithms, respectively. Note the advantage of RAG-n, especially for longer filters. RAG-n only requires about 1/3 the adder of CSD-type filters.
The effort for the CSD, MAG, and RAG-n methods for all the Rader DFTs up to a length of 257 is graphically interpreted in Figure 3 .
Narasimha et al. [33] have noticed that in the CZT algorithm many coefficients of the FIR filter part are trivial or In general, power-of-two lengths are popular building blocks for Cooley-Tukey FFTs, so we use N = 2 n in Table 2 for a comparison.
The comparison of Table 2 with the Rader data shown in Table 1 shows the advantages of the CZT implementation.
The effort for the CSD, MAG, and RAG-n methods for the CZT DFT up to a length of 256 is graphically interpreted in Figure 4 . Note that the DFTs with a maximum transform length are connected through an extra solid line. Due to coefficient redundancy explored in the CZT design, we see that some longer transform lengths may have a lower implementation effort than some shorter transforms. For this reason, we might try to use the longer transform whenever possible.
Complex RAG-n DFT implementations
Thus far we have implemented a DFT of a real input sequence; the complex twiddle factor multiplication W nk n is implemented with two real multiplications. For complex input DFTs, we have two choices for how to implement the complex multiplication. We might use a straightforward approach with 4 real multiplications and 2 real additions: Or, we might use a different factorization such as
which uses 3 real multiplications and 5 real additions, 2 as shown in Figure 5 . Figure 7 shows that for a transform length of up to 257, the algorithm with 4 × 2+ is superior (for both Rader and CZT) when compared with the 3×5+ algorithms. This is due to the fact that with the 4 × 2+ algorithms for a filter with N complex coefficients, two multiplier blocks with size 2N are designed, while for the 3×5+ algorithms three real multiplier block filters with block size N must be used. To have cleaner results, we do not show the implementation effort for all CZT lengths; only the maximum transform lengths for the same implementation effort are shown.
The overall adder budget now consists of three parts: (a) the multiplier-block adders, used for CSD, MAG, or RAG coding; (b) the two output adders required to compute the complex multiplier outputs; and (c) the 2 structural adders used for each tap. Because CZT uses only a few different coefficients, the required number for (b) is much smaller than for the Rader transform. However, the filter structure for the CZT is about twice as long when compared with the Rader transform. Table 3 shows a comparison for the overall adder budget required for a CZT of length 64 and a Rader transform of length 61. Again, the direct comparison of Rader and CZT shows a reduced effort for CZT. 
Alternative DFT implementations and synthesis data
In a typical OFDM or DVB configuration [34] , the FFT core is used as a coprocessor to speed up the host processor performance as shown in Figure 6 . The computation of the DFT as coprocessor then has three stages. The gate count is measured as equivalent gates as used in cellbased ASIC design. The latency is the number of clock cycles the FFT core needs until the first output sample is available (see (b) above). Alternative DFT implementations of the CZT RAG-n design include a direct implementation via DFT matrix multiplication [22] using subexpression sharing. Here a length 8 DFT (8-bit) already requires 74 adders; a 16-point DFT in 16 bits requires 224 adders.
For short length DFTs, the Winograd algorithm seems to be an attractive alternative as well, because it reduces the number of multiplications to a minimum. Unfortunately, the number of structural adders in the Winograd algorithm increases more than is proportional to the length. For instance, a complex length 8 DFT requires 52 structural adders [32] .
Another common approach uses radix-2 or 4 FFT processor elements [5, 35] . A fully pipelined Cooley-Tukey FFT (called Stream I/O by Xilinx) can benefit from MAG coefficient coding, but each butterfly in 12-bit precision will require, on average, 12 × 4 × 25% + 2 = 14 adders. A 64-point FFT therefore requires 32×6×14 = 2688 adders if MAG coding is used. If we use the optimum rotator from [3] , then the required adder can be further reduced to 1684 in a radix-2 scheme. A mixed radix-2/4 algorithm is reported with 1412 adders in [3] . In Table 3 , the same transform is listed with 312 adders for the chirp-z algorithm. Minimum FFT resources are achieved with a single radix-2 Cooley-Tukey butterfly processor (called a minimum resource design by Xilinx) at the cost of high latency, shown as the radix-2 entry in Table 4 . Faster but more resource intensive is a column processor that uses a separate butterfly processor in each stage, shown as the radix-4 streaming I/O in Table 4 [5] .
Winograd, CSD, and RAG-n CZT circuits have been synthesized from their VHDL description and optimized for speed and size with synthesis tools from Synopsys. The lsi_10k standard-cell library under typical WWCOM operating conditions has been used. We used two pipeline stages for the multiplier and two for the RAG in the design.
From the comparison in Table 4 , it can be concluded that the RAG-CZT provides better results in size compared to the Winograd DFT or the matrix multiplier for more than 16-point DFTs. Therefore, only CZT implementations were used for longer DFTs. When compared with a 64-point CooleyTukey FFT processor, only the single butterfly processor gives a smaller area, while a faster pipelined streaming I/O processor requires a 64 clock cycle latency and is twice the size of the RAG-CZT.
By providing a sufficient amount of extra buffer memory all of the above algorithms can be modified in such a way that the pipelined FFT computation is only limited by the data transfer time from host to FFT core. This is particularly useful in 2D FFT, when a large number of consecutive row/column FFTs need to be computed. However, in 1D DFT the latency, that is, the number of clock cycles will not change by adding buffer memory until a value is available at the core for the (waiting) host processor.
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Alternative MCM arithmetic concepts
Other possible arithmetic modifications that can be used to implement the multiple constant multiplication (MCM) block in fast DFTs are the (exclusive) use of carry-save adders [36] , distributed arithmetic [37] , common subexpression sharing (CSE) [21] , or the residue number system (RNS) [38] .
It has also been suggested 3 that the MCM problem can be considered as a more general design of a 2N × 2 matrix multiply problem. This will then also cover the two cases 4 × 2+ and 3×5+ discussed in this paper. However, the conventional RAG-n algorithm used in this study with a single input and multiple outputs then needs to be modified to include such a CSE-like input permutation search. The same idea can also be applied to the 13 different methods discussed by Macleod [3] . We have also recently seen successful improvements of the RAG-n heuristic based on the HCUB metric [39] and the differential RAG [40] , which will be especially beneficial for coefficient bit widths larger than the 12 bits used in this paper.
Some of the above-mentioned MCM arithmetic concepts may in fact further improve the implementation effort of the fast DFT algorithms for certain length or bit width and may be the basis for further studies. The main result of this paper, however, is that due to recent advances in MCM algorithms, Rader and chirp-z have become viable options over the conventional radix-2 FFT. This contrasts with previously accepted understanding, as expressed by Burrus and Parks [28, page 37] , who state: "if implemented on digital hardware, the chirp-z transform does not seem advantageous for calculating the normal DFT."
Quantization noise of alternative DFT algorithms
Since fast DFTs and FFTs can be used, for instance, to implement a fast convolution, it is important to analyze and determine the required quantization error of the algorithms. To simplify our discussion let us make the following assumptions that are used in textbooks, like [25, 30] . . With this assumption we can determine the quantization noise of the DFT since N source contributes to each output as
3 The authors are grateful to an anonymous referee for this suggestion.
From (d) we compute the output variance of the DFT/FFT as
and the noise-to-output ratio becomes
This results in a one-bit loss in the noise-to-signal ratio as the length doubles. If inside the DFT a double wide accumulator is used, the noise reduces to
which provides the best performance of all algorithms. The same results occur with the Rader DFT if we use a doublewidth accumulator. For the chirp-z DFT, the input and output complex multiplications introduce another 2σ 2 noise, and the overall output budget becomes
assuming that we use a double width accumulator in the FIR part for the chirp-z DFT. For the FFT, let us have a look at the popular radix-2 Cooley-Tukey FFT. Here, a doublelength accumulator does not help to reduce the round-off noise since the output of the butterfly must be stored in the same (B − 1)-bit memory location. To avoid overflow, we can scale the input by N, but the quantization error
will be essential. Double FFT length results in a loss of 1 bit in accuracy. A better approach is to scale at each stage by 1/2. Then each of the N = 2 n output nodes is connected to 2 n−s−1 butterflies and therefore to 2 n−s noise sources. Thus the output mean-square magnitude of the noise is 
and the noise-to-signal ratio becomes
Now we only have a 1/2-bit per stage reduction in the noiseto-signal ratio, as first shown by Welch [41] . Table 5 summarizes the results for the different methods. The noise can be further reduced by using a higher radix in the FFT, more guard bits, or a block floating-point format, but these methods will usually require more hardware resources. 
CONCLUSION
This paper shows that both Rader and Bluestein Chirp-z DFTs are viable implement paths for DFT or large Radix FFTs when the multiplier block is implemented with a reduced adder graph technique. This paper shows that the CZT offers lower costs than the Rader design due to the larger number of redundant coefficients in the CZT, which is beneficial to RAG-n. The DFT hardware effort in an implementation via RAG-n CZT has only O(N) effort (i.e., not quadratic O(N 2 ) as for the direct DFT method) and provides a DFT with very short latency, which is attractive when the DFT is used as a coprocessor. For a 64-point RAG-CZT, 92% of the resources are used for the linear filter, 7% for the complex I/O multiplier, and 1% for coefficient storage. From a quantization standpoint, both Rader and Bluestein Chirp-z DFTs perform better than the Radix-2 CooleyTukey FFT for fixed-point implementations. The Rader algorithm reaches the minimum quantization error of the direct matrix DFT algorithm.
